



## 8-Bit, 8-Channel Sampling ANALOG-TO-DIGITAL CONVERTER with I<sup>2</sup>C™ Interface

Check for Samples: [ADS7830](#)

### FEATURES


- 70kHz SAMPLING RATE
- $\pm 0.5$ LSB INL/DNL
- 8 BITS NO MISSING CODES
- 4 DIFFERENTIAL/8 SINGLE-ENDED INPUTS
- 2.7V TO 5V OPERATION
- BUILT-IN 2.5V REFERENCE/BUFFER
- SUPPORTS ALL THREE I<sup>2</sup>C MODES:  
Standard, Fast, and High-Speed
- LOW POWER:  
180 $\mu$ W (Standard Mode)  
300 $\mu$ W (Fast Mode)  
675 $\mu$ W (High-Speed Mode)
- DIRECT PIN COMPATIBLE WITH ADS7828
- TSSOP-16 PACKAGE

### APPLICATIONS

- VOLTAGE-SUPPLY MONITORING
- ISOLATED DATA ACQUISITION
- TRANSDUCER INTERFACE
- BATTERY-OPERATED SYSTEMS
- REMOTE DATA ACQUISITION

### DESCRIPTION

The ADS7830 is a single-supply, low-power, 8-bit data acquisition device that features a serial I<sup>2</sup>C interface and an 8-channel multiplexer. The Analog-to-Digital (A/D) converter features a sample-and-hold amplifier and internal, asynchronous clock. The combination of an I<sup>2</sup>C serial, 2-wire interface and micropower consumption makes the ADS7830 ideal for applications requiring the A/D converter to be close to the input source in remote locations and for applications requiring isolation. The ADS7830 is available in a TSSOP-16 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I<sup>2</sup>C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ORDERING INFORMATION<sup>(1)</sup>**

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS7830I	±0.5	TSSOP-16	PW	-40°C to +125°C	ADS7830IPWT	Tape and Reel, 250
					ADS7830IPWR	Tape and Reel, 2500


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com](http://www.ti.com).

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

	VALUE	UNIT
+V <sub>DD</sub> to GND	-0.3 to +6	V
Digital Input Voltage to GND	-0.3 to +V <sub>DD</sub> + 0.3	V
Operating Temperature Range	-40 to +125	°C
Storage Temperature Range	-65 to +150	°C
Junction Temperature (T <sub>J</sub> max)	+150	°C
TSSOP Package		
Power Dissipation	(T <sub>J</sub> max - T <sub>A</sub> )/θ <sub>JA</sub>	
θ <sub>JA</sub> Thermal Impedance	240	°C/W

(1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

**PIN CONFIGURATION**



**PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION
1	CH0	Analog Input Channel 0
2	CH1	Analog Input Channel 1
3	CH2	Analog Input Channel 2
4	CH3	Analog Input Channel 3
5	CH4	Analog Input Channel 4
6	CH5	Analog Input Channel 5
7	CH6	Analog Input Channel 6
8	CH7	Analog Input Channel 7
9	GND	Analog Ground
10	REF <sub>IN</sub> / REF <sub>OUT</sub>	Internal +2.5V Reference, External Reference Input
11	COM	Common to Analog Input Channel
12	A0	Slave Address Bit 0
13	A1	Slave Address Bit 1
14	SCL	Serial Clock
15	SDA	Serial Data
16	+VDD	Power Supply, 3.3V Nominal

**ELECTRICAL CHARACTERISTICS: +2.7V**

At  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $+V_{DD} = +2.7\text{V}$ ,  $V_{REF} = +2.5\text{V}$ , and SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUT</b>					
Full-Scale Input Scan	Positive Input – Negative Input	0		$V_{REF}$	V
Absolute Input Range	Positive Input	-0.2		$+V_{DD} + 0.2$	V
	Negative Input	-0.2		+0.2	V
Capacitance			25		pF
Leakage Current			$\pm 1$		$\mu\text{A}$
<b>SYSTEM PERFORMANCE</b>					
No Missing Codes		8			Bits
Integral Linearity Error			$\pm 0.1$	$\pm 0.5$	LSB <sup>(1)</sup>
Differential Linearity Error			$\pm 0.1$	$\pm 0.5$	LSB
Offset Error			+0.5	+1	LSB
Offset Error Match			$\pm 0.05$	$\pm 0.25$	LSB
Gain Error			$\pm 0.1$	$\pm 0.5$	LSB
Gain Error Match			$\pm 0.05$	$\pm 0.25$	LSB
Noise			100		$\mu\text{V}_{RMS}$
Power-Supply Rejection			72		dB
<b>SAMPLING DYNAMICS</b>					
Throughput Frequency	High-Speed Mode: SCL = 3.4MHz			70	kSPS <sup>(2)</sup>
	Fast Mode: SCL = 400kHz			10	kSPS
	Standard Mode, SCL = 100kHz			2.5	kSPS
Conversion Time			5		$\mu\text{s}$
<b>AC ACCURACY</b>					
Total Harmonic Distortion	$V_{IN} = 2.5V_{PP}$ at 1kHz		-72		dB <sup>(3)</sup>
Signal-to-Ratio	$V_{IN} = 2.5V_{PP}$ at 1kHz		50		dB
Signal-to-(Noise+Distortion) Ratio	$V_{IN} = 2.5V_{PP}$ at 1kHz		49		dB
Spurious-Free Dynamic Range	$V_{IN} = 2.5V_{PP}$ at 1kHz		68		dB
Isolation Channel-to-Channel			90		dB
<b>VOLTAGE REFERENCE OUTPUT</b>					
Range	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	2.48		2.52	V
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	2.47		2.53	V
Internal Reference Drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		15		ppm/ $^\circ\text{C}$
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		40		ppm/ $^\circ\text{C}$
Output Impedance	Internal Reference ON		110		$\Omega$
	Internal Reference OFF		1		G $\Omega$
Quiescent Current	Internal Reference ON, SCL and SDA pulled HIGH		850		$\mu\text{A}$
<b>VOLTAGE REFERENCE INPUT</b>					
Range		0.05		$V_{DD}$	V
Resistance			1		G $\Omega$
Current Drain	High-Speed Mode: SCL= 3.4MHz		20		$\mu\text{A}$

(1) LSB means least significant bit. When  $V_{REF} = 2.5\text{V}$ , 1LSB is 9.8mV.

(2) kSPS means kilo samples-per-second.

(3) THD measured out to the 9th-harmonic.

**ELECTRICAL CHARACTERISTICS: +2.7V (continued)**

At  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $+V_{DD} = +2.7\text{V}$ ,  $V_{REF} = +2.5\text{V}$ , and SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DIGITAL INPUT/OUTPUT</b>					
Logic Family			CMOS		
Logic Levels	$V_{IH}$	$+V_{DD} \times 0.7$		$+V_{DD} + 0.5$	V
	$V_{IL}$	-0.3		$+V_{DD} \times 0.3$	V
	$V_{OL}$	Minimum 3mA Sink Current		0.4	V
Input Leakage	$I_{IH}$	$V_{IH} = +V_{DD} + 0.5\text{V}$		10	$\mu\text{A}$
	$I_{IL}$	$V_{IL} = -0.3\text{V}$	-10		$\mu\text{A}$
Data Format		Straight Binary			
<b>ADS7830 HARDWARE ADDRESS (10010 Binary)</b>					
<b>Power-Supply Requirements</b>					
Power-Supply Voltage, $+V_{DD}$	Specified Performance	2.7		3.6	V
Quiescent Current	High-Speed Mode: SCL = 3.4MHz		225	320	$\mu\text{A}$
	Fast Mode: SCL = 400kHz		100		$\mu\text{A}$
	Standard Mode, SCL = 100kHz		60		$\mu\text{A}$
Power Dissipation	High-Speed Mode: SCL = 3.4MHz		675	1000	$\mu\text{W}$
	Fast Mode: SCL = 400kHz		300		$\mu\text{W}$
	Standard Mode, SCL = 100kHz		180		$\mu\text{W}$
Power-Down Mode	High-Speed Mode: SCL = 3.4MHz		70		$\mu\text{A}$
Power-Down Mode with Wrong Address Selected	Fast Mode: SCL = 400kHz		25		$\mu\text{A}$
	Standard Mode, SCL = 100kHz		6		$\mu\text{A}$
Full Power-Down	SCL Pulled HIGH, SDA Pulled HIGH		400	3000	nA
<b>TEMPERATURE RANGE</b>					
Specified Performance		-40		+125	$^{\circ}\text{C}$

**ELECTRICAL CHARACTERISTICS: +5V**

At  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $+V_{DD} = +5.0\text{V}$ ,  $V_{REF} = \text{External } +5.0\text{V}$ , and SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUT</b>					
Full-Scale Input Scan	Positive Input – Negative Input	0		$V_{REF}$	V
Absolute Input Range	Positive Input	-0.2		$+V_{DD} + 0.2$	V
	Negative Input	-0.2		+0.2	V
Capacitance			25		pF
Leakage Current			$\pm 1$		$\mu\text{A}$
<b>SYSTEM PERFORMANCE</b>					
No Missing Codes		8			Bits
Integral Linearity Error			$\pm 0.1$	$\pm 0.5$	LSB <sup>(1)</sup>
Differential Linearity Error			$\pm 0.1$	$\pm 0.5$	LSB
Offset Error			+0.5	+1	LSB
Offset Error Match			$\pm 0.05$	$\pm 0.25$	LSB
Gain Error			$\pm 0.1$	$\pm 0.5$	LSB
Gain Error Match			$\pm 0.05$	$\pm 0.25$	LSB
Noise			100		$\mu\text{V}_{RMS}$
Power-Supply Rejection			72		dB
<b>SAMPLING DYNAMICS</b>					
Throughput Frequency	High-Speed Mode: SCL = 3.4MHz			70	kSPS <sup>(2)</sup>
	Fast Mode: SCL = 400kHz			10	kSPS
	Standard Mode, SCL = 100kHz			2.5	kSPS
Conversion Time			5		$\mu\text{s}$
<b>AC ACCURACY</b>					
Total Harmonic Distortion	$V_{IN} = 5V_{PP}$ at 1kHz		-72		dB <sup>(3)</sup>
Signal-to-Ratio	$V_{IN} = 5V_{PP}$ at 1kHz		50		dB
Signal-to-(Noise+Distortion) Ratio	$V_{IN} = 5V_{PP}$ at 1kHz		49		dB
Spurious-Free Dynamic Range	$V_{IN} = 5V_{PP}$ at 1kHz		68		dB
Isolation Channel-to-Channel			90		dB
<b>VOLTAGE REFERENCE OUTPUT</b>					
Range	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	2.48		2.52	V
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	2.47		2.53	V
Internal Reference Drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		15		ppm/ $^\circ\text{C}$
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		40		ppm/ $^\circ\text{C}$
Output Impedance	Internal Reference ON		110		$\Omega$
	Internal Reference OFF		1		G $\Omega$
Quiescent Current	Internal Reference ON, SCL and SDA pulled HIGH		1300		$\mu\text{A}$
<b>VOLTAGE REFERENCE INPUT</b>					
Range		0.05		$V_{DD}$	V
Resistance			1		G $\Omega$
Current Drain	High-Speed Mode: SCL= 3.4MHz		20		$\mu\text{A}$

(1) LSB means least significant bit. When  $V_{REF} = 2.5\text{V}$ , 1LSB is 9.8mV.


(2) kSPS means kilo samples-per-second.

(3) THD measured out to the 9th-harmonic.

**ELECTRICAL CHARACTERISTICS: +5V (continued)**

At  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $+V_{DD} = +5.0\text{V}$ ,  $V_{REF} = \text{External } +5.0\text{V}$ , and SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DIGITAL INPUT/OUTPUT</b>					
Logic Family			CMOS		
Logic Levels	$V_{IH}$	$+V_{DD} \times 0.7$		$+V_{DD} + 0.5$	V
	$V_{IL}$	-0.3		$+V_{DD} \times 0.3$	V
	$V_{OL}$	Minimum 3mA Sink Current		0.4	V
Input Leakage	$I_{IH}$	$V_{IH} = +V_{DD} + 0.5\text{V}$		10	$\mu\text{A}$
	$I_{IL}$	$V_{IL} = -0.3\text{V}$	-10		$\mu\text{A}$
Data Format		Straight Binary			
<b>ADS7830 HARDWARE ADDRESS (10010 Binary)</b>					
<b>Power-Supply Requirements</b>					
Power-Supply Voltage, $+V_{DD}$	Specified Performance	4.75	5	5.25	V
Quiescent Current	High-Speed Mode: SCL = 3.4MHz		750	1000	$\mu\text{A}$
	Fast Mode: SCL = 400kHz		300		$\mu\text{A}$
	Standard Mode, SCL = 100kHz		150		$\mu\text{A}$
Power Dissipation	High-Speed Mode: SCL = 3.4MHz		3.75	5	mW
	Fast Mode: SCL = 400kHz		1.5		mW
	Standard Mode, SCL = 100kHz		0.75		mW
Power-Down Mode	High-Speed Mode: SCL = 3.4MHz		400		$\mu\text{A}$
Power-Down Mode with Wrong Address Selected	Fast Mode: SCL = 400kHz		150		$\mu\text{A}$
	Standard Mode, SCL = 100kHz		35		$\mu\text{A}$
Full Power-Down	SCL Pulled HIGH, SDA Pulled HIGH		400	3000	nA
<b>TEMPERATURE RANGE</b>					
Specified Performance		-40		+125	$^{\circ}\text{C}$

**TIMING DIAGRAM**

**TIMING CHARACTERISTICS<sup>(1)</sup>**

 At  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $+V_{DD} = +2.7\text{V}$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT
SCL Clock Frequency	$f_{\text{SCL}}$	Standard Mode		100	kHz
		Fast Mode		400	kHz
		High-Speed Mode, $C_B = 100\text{pF}$ max		3.4	MHz
		High-Speed Mode, $C_B = 400\text{pF}$ max		1.7	MHz
Bus Free Time Between a STOP and START Condition	$t_{\text{BUF}}$	Standard Mode	4.7		$\mu\text{s}$
		Fast Mode	1.3		$\mu\text{s}$
Hold Time (Repeated) START Condition	$t_{\text{HD; STA}}$	Standard Mode	4.0		$\mu\text{s}$
		Fast Mode	600		ns
		High-Speed Mode	160		ns
LOW Period of the SCL Clock	$t_{\text{LOW}}$	Standard Mode	4.7		$\mu\text{s}$
		Fast Mode	1.3		$\mu\text{s}$
		High-Speed Mode, $C_B = 100\text{pF}$ max <sup>(2)</sup>	160		ns
		High-Speed Mode, $C_B = 400\text{pF}$ max <sup>(2)</sup>	320		ns
HIGH Period of the SCL Clock	$t_{\text{HIGH}}$	Standard Mode	4.0		$\mu\text{s}$
		Fast Mode	600		ns
		High-Speed Mode, $C_B = 100\text{pF}$ max <sup>(2)</sup>	60		ns
		High-Speed Mode, $C_B = 400\text{pF}$ max <sup>(2)</sup>	120		ns
Setup Time for a Repeated START Condition	$t_{\text{SU; STA}}$	Standard Mode	4.7		$\mu\text{s}$
		Fast Mode	600		ns
		High-Speed Mode	160		ns
Data Setup Time	$t_{\text{SU; DAT}}$	Standard Mode	250		ns
		Fast Mode	100		ns
		High-Speed Mode	10		ns

 (1) All values referred to  $V_{\text{IHMIN}}$  and  $V_{\text{ILMAX}}$  levels.

 (2) For bus line loads  $C_B$  between 100pF and 400pF the timing parameters must be linearly interpolated.

**TIMING CHARACTERISTICS<sup>(1)</sup> (continued)**

At  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $+V_{DD} = +2.7\text{V}$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT
Data Hold Time	$t_{HD}$ : DAT	Standard Mode	0	3.45	$\mu\text{s}$
		Fast Mode	0	0.9	$\mu\text{s}$
		High-Speed Mode, $C_B = 100\text{pF max}^{(3)}$	0 <sup>(4)</sup>	70	ns
		High-Speed Mode, $C_B = 400\text{pF max}^{(3)}$	0 <sup>(4)</sup>	150	ns
Rise Time of SCL Signal	$t_{RCL}$	Standard Mode		1000	ns
		Fast Mode	$20 + 0.1C_B$	300	ns
		High-Speed Mode, $C_B = 100\text{pF max}^{(3)}$	10	40	ns
		High-Speed Mode, $C_B = 400\text{pF max}^{(3)}$	20	80	ns
Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge Bit	$t_{RCL1}$	Standard Mode		1000	ns
		Fast Mode	$20 + 0.1C_B$	300	ns
		High-Speed Mode, $C_B = 100\text{pF max}^{(3)}$	10	80	ns
		High-Speed Mode, $C_B = 400\text{pF max}^{(3)}$	20	160	ns
Fall Time of SCL Signal	$t_{FCL}$	Standard Mode		300	ns
		Fast Mode	$20 + 0.1C_B$	300	ns
		High-Speed Mode, $C_B = 100\text{pF max}^{(3)}$	10	40	ns
		High-Speed Mode, $C_B = 400\text{pF max}^{(3)}$	20	80	ns
Rise Time of SDA Signal	$t_{RDA}$	Standard Mode		1000	ns
		Fast Mode	$20 + 0.1C_B$	300	ns
		High-Speed Mode, $C_B = 100\text{pF max}^{(3)}$	10	80	ns
		High-Speed Mode, $C_B = 400\text{pF max}^{(3)}$	20	160	ns
Fall Time of SDA Signal	$t_{FDA}$	Standard Mode		300	ns
		Fast Mode	$20 + 0.1C_B$	300	ns
		High-Speed Mode, $C_B = 100\text{pF max}^{(3)}$	10	80	ns
		High-Speed Mode, $C_B = 400\text{pF max}^{(3)}$	20	160	ns
Setup Time for STOP Condition	$t_{SU}$ : STO	Standard Mode	4.0		$\mu\text{s}$
		Fast Mode	600		ns
		High-Speed Mode	160		ns
Capacitive Load for SDA and SCL Line	$C_B$			400	pF
Pulse Width of Spike Suppressed	$t_{SP}$	Fast Mode		50	ns
		High-Speed Mode		10	ns
Noise Margin at the HIGH Level for Each Connected Device (Including Hysteresis)	$V_{NH}$	Standard Mode	$0.2V_{DD}$		V
		Fast Mode	$0.2V_{DD}$		V
		High-Speed Mode	$0.2V_{DD}$		V
Noise Margin at the LOW Level for Each Connected Device (Including Hysteresis)	$V_{NL}$	Standard Mode	$0.1V_{DD}$		V
		Fast Mode	$0.1V_{DD}$		V
		High-Speed Mode	$0.1V_{DD}$		V


(3) For bus line loads  $C_B$  between 100pF and 400pF the timing parameters must be linearly interpolated.

(4) A device must internally provide a data hold time to bridge the undefined part between  $V_{IH}$  and  $V_{IL}$  of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.




**TYPICAL CHARACTERISTICS**


At  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +2.7\text{V}$ ,  $V_{REF} = \text{External } +2.5\text{V}$ , and  $f_{\text{SAMPLE}} = 50\text{kHz}$ , unless otherwise noted.




**Figure 1.**




**Figure 2.**




**Figure 3.**



**Figure 4.**



**Figure 5.**



**Figure 6.**

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +2.7\text{V}$ ,  $V_{REF} = \text{External } +2.5\text{V}$ , and  $f_{\text{SAMPLE}} = 50\text{kHz}$ , unless otherwise noted.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

## THEORY OF OPERATION

The ADS7830 is a classic Successive Approximation Register (SAR) A/D converter. The architecture is based on capacitive redistribution which inherently includes a sample-and-hold function. The converter is fabricated on a 0.6 $\mu$  CMOS process.

The ADS7830 core is controlled by an internally generated free-running clock. When the ADS7830 is not performing conversions or being addressed, it keeps the A/D converter core powered off, and the internal clock does not operate.

The simplified diagram of input and output for the ADS7830 is shown in Figure 13.

### ANALOG INPUT

When the converter enters the hold mode, the voltage on the selected CHx pin is captured on the internal capacitor array. The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25pF). After the capacitor has been fully charged, there is no further input current. The amount of charge transfer from the analog source to the converter is a function of conversion rate.

### REFERENCE

The ADS7830 can operate with an internal 2.5V reference or an external reference. If a +5V supply is used, an external +5V reference is required in order to provide full dynamic range for a 0V to +V<sub>DD</sub> analog input. This external reference can be as low as 50mV. When using a +2.7V supply, the internal +2.5V reference will provide full dynamic range for a 0V to +V<sub>DD</sub> analog input.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 256. This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced.

The noise inherent in the converter will also appear to increase with lower LSB size. With a 2.5V reference, the internal noise of the converter typically contributes only 0.02LSB peak-to-peak of potential error to the output code. When the external reference is 50mV, the potential error contribution from the internal noise will be 50 times larger—1LSB. The errors due to the internal noise are Gaussian in nature and can be reduced by averaging consecutive conversion results.




Figure 13. Simplified I/O of the ADS7830

## DIGITAL INTERFACE

The ADS7830 supports the I<sup>2</sup>C serial bus and data transmission protocol, in all three defined modes: standard, fast, and high-speed. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a “master.” The devices that are controlled by the master are “slaves.” The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The ADS7830 operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (as shown in [Figure 14](#)):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

**Bus Not Busy:** Both data and clock lines remain HIGH.

**Start Data Transfer:** A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

**Stop Data Transfer:** A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

**Data Valid:** The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.

Within the I<sup>2</sup>C bus specifications a standard mode (100kHz clock rate), a fast mode (400kHz clock rate), and a high-speed mode (3.4MHz clock rate) are defined. The ADS7830 works in all three modes.

**Acknowledge:** Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

[Figure 14](#) details how data transfer is accomplished on the I<sup>2</sup>C bus. Depending upon the state of the R/W bit, two types of data transfer are possible:

1. **Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
2. **Data transfer from a slave transmitter to a master receiver.** The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The ADS7830 may operate in the following two modes:

- **Slave Receiver Mode:** Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- **Slave Transmitter Mode:** The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the ADS7830 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.




Figure 14. Basic Operation of the ADS7830

Address Byte

MSB	6	5	4	3	2	1	LSB
1	0	0	1	0	A1	A0	R/W

The address byte is the first byte received following the START condition from the master device. The first five bits (MSBs) of the slave address are factory pre-set to 10010. The next two bits of the address byte are the device select bits, A1 and A0. Input pins (A1-A0) on the ADS7830 determine these two bits of the device address for a particular ADS7830. A maximum of four devices with the same pre-set code can therefore be connected on the same bus at one time.

The A1-A0 Address Inputs can be connected to V<sub>DD</sub> or digital ground. The device address is set by the state of these pins upon power-up of the ADS7830.

The last bit of the address byte (R/W) defines the operation to be performed. When set to a '1' a read operation is selected; when set to a '0' a write operation is selected. Following the START condition the ADS7830 monitors the SDA bus, checking the device type identifier being transmitted. Upon receiving the 10010 code, the appropriate device select bits, and the R/W bit, the slave device outputs an acknowledge signal on the SDA line.

Command Byte

MSB	6	5	4	3	2	1	LSB
SD	C2	C1	C0	PD1	PD0	X	X

The ADS7830 operating mode is determined by a command byte which is illustrated above.

SD: Single-Ended/Differential Inputs

0: Differential Inputs

1: Single-Ended Inputs

C2 - C0: Channel Selections

PD1: Power-Down

0: Power-Down Selection

X: Unused

See Table 1 for a power-down selection summary.

See Table 2 for a channel selection control summary.

Table 1. Power-Down Selection

PD1	PD0	DESCRIPTION
0	0	Power Down Between A/D Converter Conversions
0	1	Internal Reference OFF and A/D Converter ON
1	0	Internal Reference ON and A/D Converter OFF
1	1	Internal Reference ON and A/D Converter ON

**Table 2. Channel Selection Control Addressed by Command BYTE**

CHANNEL SELECTION CONTROL												
SD	C2	C1	C0	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7	COM
0	0	0	0	+IN	-IN	—	—	—	—	—	—	—
0	0	0	1	—	—	+IN	-IN	—	—	—	—	—
0	0	1	0	—	—	—	—	+IN	-IN	—	—	—
0	0	1	1	—	—	—	—	—	—	+IN	-IN	—
0	1	0	0	-IN	+IN	—	—	—	—	—	—	—
0	1	0	1	—	—	-IN	+IN	—	—	—	—	—
0	1	1	0	—	—	—	—	-IN	+IN	—	—	—
0	1	1	1	—	—	—	—	—	—	-IN	+IN	—
1	0	0	0	+IN	—	—	—	—	—	—	—	-IN
1	0	0	1	—	—	+IN	—	—	—	—	—	-IN
1	0	1	0	—	—	—	—	+IN	—	—	—	-IN
1	0	1	1	—	—	—	—	—	—	+IN	—	-IN
1	1	0	0	—	+IN	—	—	—	—	—	—	-IN
1	1	0	1	—	—	—	+IN	—	—	—	—	-IN
1	1	1	0	—	—	—	—	—	+IN	—	—	-IN
1	1	1	1	—	—	—	—	—	—	—	+IN	-IN

**INITIATING CONVERSION**

Provided the master has write-addressed it, the ADS7830 turns on the A/D converter section and begins conversions when it receives BIT 4 of the command byte shown in the Command Byte. If the command byte is correct, the ADS7830 will return an ACK condition.

**READING DATA**

Data can be read from the ADS7830 by read-addressing the part (LSB of address byte set to '1') and receiving the transmitted byte. Converted data can only be read from the ADS7830 once a conversion has been initiated as described in the preceding section.


Each 8-bit data word is returned in one byte, as shown below, where D7 is the MSB of the data word, and D0 is the LSB.

	MSB	6	5	4	3	2	1	LSB
DATA	D7	D6	D5	D4	D3	D2	D1	D0

**READING IN F/S MODE**

Figure 15 describes the interaction between the master and the slave ADS7830 in Fast or Standard (F/S) mode.

At the end of reading conversion data the ADS7830 can be issued a repeated START condition by the master to secure bus operation for subsequent conversions of the A/D converter. This would be the most efficient way to perform continuous conversions.




(1) To secure bus operation and loop back to the stage of write-addressing for next conversion, use repeated START.

**Figure 15. Typical Read Sequence in F/S Mode**

### READING IN HS MODE

High Speed (HS) mode is fast enough that codes can be read out one at a time. In HS mode, there is not enough time for a single conversion to complete between the reception of a repeated START condition and the read-addressing byte, so the ADS7830 stretches the clock after the read-addressing byte has been fully received, holding it LOW until the conversion is complete.

See Figure 16 for a typical read sequence for HS mode. Included in the read sequence is the shift from F/S to HS modes. It may be desirable to remain in HS mode after reading a conversion; to do this, issue a repeated START instead of a STOP at the end of the read sequence, since a STOP causes the part to return to F/S mode.



(1) To remain in HS mode, use repeated START instead of STOP.

(2) SCLH is SCL in HS mode.

Figure 16. Typical Read Sequence in HS Mode



## READING WITH REFERENCE ON/OFF

The internal reference defaults to off when the ADS7830 power is on. To turn the internal reference on or off, see [Table 1](#). If the reference (internal or external) is constantly turned on and off, a proper amount of settling time must be added before a normal conversion cycle can be started. The exact amount of settling time needed varies depending on the configuration.

See [Figure 17](#) for an example of the proper internal reference turn-on sequence before issuing the typical read sequences required for the F/S mode when an internal reference is used.

When using an internal reference, there are three things that must be done:


1. In order to use the internal reference, the PD1 bit of Command Byte must always be set to logic '1' for each sample conversion that is issued by the sequence, as shown in [Figure 15](#).
2. In order to achieve 8-bit accuracy conversion when using the internal reference, the internal reference settling time must be considered, as shown in the *Internal  $V_{REF}$  vs Turn-On Time* Typical Characteristic plot. If the PD1 bit has been set to logic '0' while using the ADS7830,

then the settling time must be reconsidered after PD1 is set to logic '1'. In other words, whenever the internal reference is turned on after it has been turned off, the settling time must be long enough to get 8-bit accuracy conversion.

3. When the internal reference is off, it is not turned on until both the first Command Byte with PD1 = '1' is sent and then a STOP condition or repeated START condition is issued. (The actual turn-on time occurs once the STOP or repeated START condition is issued.) Any Command Byte with PD1 = '1' issued after the internal reference is turned on serves only to keep the internal reference on. Otherwise, the internal reference would be turned off by any Command Byte with PD1 = '0'.

The example in [Figure 17](#) can be generalized for a HS mode conversion cycle by simply swapping the timing of the conversion cycle.

If using an external reference, PD1 must be set to '0', and the external reference must be settled. The typical sequence in [Figure 15](#) or [Figure 16](#) can then be used.



- (1) Typical read sequences can be reused after the internal reference is settled.
- (2) To secure bus operation and loop back to the stage of write-addressing for next conversion, use repeated START.

**Figure 17. Internal Reference Turn-On Sequence and Typical Read Sequence (F/S mode shown)**

**LAYOUT**

For optimum performance, care should be taken with the physical layout of the ADS7830 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Therefore, during any single conversion for an “n-bit” SAR converter, there are n “windows” in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high-power devices.

With this in mind, power to the ADS7830 should be clean and well-bypassed. A 0.1µF ceramic bypass capacitor should be placed as close to the device as possible. A 1µF to 10µF capacitor may also be needed if the impedance of the connection between +V<sub>DD</sub> and the power supply is high.

The ADS7830 architecture offers no inherent rejection of noise or voltage variation in regards to using an external reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out, voltage variation due to line frequency (50Hz or 60Hz) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the “analog” ground. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.





## REVISION HISTORY

Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision B (April 2008) to Revision C</b>	<b>Page</b>
• Extended specified temperature range from $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ throughout document .....	1
• Changed <i>operating temperature range</i> maximum value in Absolute Maximum Ratings table .....	2
• Changed Voltage Reference Output, <i>Range</i> and <i>Internal Reference Drift</i> parameters in 2.7V Electrical Characteristics table .....	3
• Changed Voltage Reference Output, <i>Range</i> and <i>Internal Reference Drift</i> parameters in 5V Electrical Characteristics table .....	5

<b>Changes from Revision A (March 2005) to Revision B</b>	<b>Page</b>
• Changed <i>Low Power</i> sub-bullets in Features section to show correct values; High Speed and Fast modes were reversed (typo). .....	1

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7830IPWR	ACTIVE	TSSOP	PW	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 7830I	
ADS7830IPWRG4	ACTIVE	TSSOP	PW	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 7830I	
ADS7830IPWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 7830I	
ADS7830IPWTG4	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 7830I	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7830IPWR	TSSOP	PW	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS7830IPWT	TSSOP	PW	16	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7830IPWR	TSSOP	PW	16	2500	367.0	367.0	35.0
ADS7830IPWT	TSSOP	PW	16	250	210.0	185.0	35.0



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated